

CLAIMS

What is claimed is:

- 1 1. A central processing unit (CPU) comprising:
2 a translation lookaside buffering; and
3 a mapping logic function to predict a set index value for the TLB prior to
4 the generation of an effective address.
- 1 2. The CPU of claim 1 wherein the mapping logic function distributes entries
2 within the TLB throughout the TLB.
- 1 3. The CPU of claim 1 wherein the mapping logic comprises a N-bit add
2 modulo 2^N function of base-register bits and offset bits of a virtual address,
3 where N is smaller than the number of bits in a virtual address.
- 1 4. The CPU of claim 1 wherein the mapping logic comprises an Exclusive-or
2 of some number of base-register bits and some number of offset bits of a virtual
3 address.
- 1 5. The CPU of claim 1 further comprising a register interface having one or
2 more registers to control the TLB.
- 1 6. The CPU of claim 5 wherein the one or more registers within the register
2 interface chooses an entry within the TLB to be accessed.

1 7. The CPU of claim 1 wherein the predicted set index may differ from the
2 effective address without requiring recovery actions if the predicted set index
3 and the effective address differ.

1 8. The CPU of claim 1 wherein mapping logic function includes a first set of
2 bits from instruction and a second set of bits from base and offset addresses.

1 9. The CPU of claim 1 wherein the effective address being mapped is the
2 address of an instruction that is being fetched for execution.

1 10. The CPU of claim 1 wherein the effective address being mapped is the
2 address of data being read or written by the processor.

1 11. The CPU of claim 1 wherein the mapping logic function includes control
2 signals received from the processor and bits received from the generation of the
3 effective address.

1 12. The CPU of claim 11 wherein the mapping logic combines the signals and
2 the bits using a hash to predict a set to look up the translation for the predicted
3 address.

1 13. A method comprising:
2 looking up a register at a register interface; and
3 predicting a set index value for a translation lookaside buffer (TLB) at a

4 mapping logic function prior to the generation of an effective address.

1 14. The method of claim 13 further comprising performing a lookup of the
2 TLB using the predicted set index.

1 15. The method of claim 13 further comprising calculating an effective
2 address.

1 16. The method of claim 13 wherein the predicted set index differs from the
2 effective address.

1 17. A computer system comprising central processing unit (CPU) having a
2 mapping logic function to predict a set index value for a translation lookaside
3 buffer (TLB) prior to the generation of an effective address.

1 18. The computer system of claim 17 wherein the mapping logic function
2 distributes entries within the TLB throughout the TLB.

1 19. The computer system of claim 17 wherein the mapping logic function
2 comprises a N-bit add modulo 2^N function of base-register bits and offset bits of a
3 virtual address, where N is smaller than the number of bits in a virtual address.

1 20. The computer system of claim 17 wherein the mapping logic function
2 comprises an Exclusive-or of some number of base-register bits and some
3 number of offset bits of a virtual address.

- 1 21. The computer system of claim 17 further comprising a register interface
2 having one or more registers to control the TLB.
- 1 22. The computer system of claim 21 wherein the one or more registers within
2 the register interface chooses an entry within the TLB to be accessed.
- 1 23. The computer system of claim 17 wherein the mapping logic function
2 includes control signals received from the processor and bits received from the
3 generation of the effective address.
- 1 24. The computer system of claim 23 wherein the mapping logic combines the
2 signals and the bits using a hash to predict a set to look up the translation for the
3 predicted address.
- 1 25. A computer system comprising:
2 central processing unit (CPU) having a mapping logic function to predict
3 a set index value for a translation lookaside buffer (TLB) prior to the generation
4 of an effective address;
5 a chipset coupled to the CPU and
6 a main memory coupled to the chipset.
- 1 26. The computer system of claim 25 wherein the mapping logic function
2 distributes entries within the TLB throughout the TLB.

- 1 27. The computer system of claim 25 wherein the mapping logic comprises a
- 2 N-bit add modulo 2^N function of base-register bits and offset bits of a virtual
- 3 address, where N is smaller than the number of bits in a virtual address.